ËùÊô·ÖÀà: Parallel Port
¿ª·¢¹¤¾ß: ÆäËû
Îļþ´óС: 6 KB
ÉÏ´«Ê±¼ä: 2006-09-01
ÏÂÔØ´ÎÊý: 13
Ìá ¹© Õß: nightyboy
Ïêϸ˵Ã÷£ºthe verilog model of sdram-mt48lc2m32b2 device.-the verilog model of sdram - mt48lc2m32b2 d evice.
[verilog&Vhdl»ìÓïÑÔ¶ÔSDRAMµÄ¿ØÖÆÔ´´úÂë.rar] - verilog&Vhdl»ìÓïÑÔ¶ÔSDRAMµÄ¿ØÖÆÔ´´úÂ룬ÌṩÁ˺ܺõÄÀý×Ó£¬¶¥²ãÎļþΪsdrm.v£¡
[ATinstruction.rar] - ATÖ¸Áî»ã±à£¬°ïÖúÉè¼ÆÕß¿ìËÙ²éѯATÖ¸Áî¡£
[baseasd.rar] - linux»·¾³ÏµÄGTK±à³Ì,¶Ô³õѧÕߺÜÓаïÖú
[fcout.rar] - ƵÂʼÆÔ´´úÂ룬ÐÔÄܺܺã¬verilogдµÄ£¬¶¥²ãÔÀíͼ£¬µ×²ãÓïÑÔдµÄ£¬Ð§¹ûºÜºÃ£¬¿ª·¢»·¾³Îªquartus
[sdram_control_burst.rar] - ¾«¼òµÄsdram¶Áд¿ØÖÆÆ÷Àý×Ó£¬ÊÊÓÃÓÚÊý¾Ý²É¼¯ÏµÍ³£¬verilog£¬Ö»Ö§³Öburst·½Ê½µÄ¶Áд
[ÎÒµÄSDRAM×ÊÁÏÊÕ²Ø.zip] - RAM£¨Random Access Memory£©Ëæ»ú´æÈ¡´æ´¢Æ÷¶ÔÓÚϵͳÐÔÄܵÄÓ°ÏìÊÇÿ¸öPCÓû§¶¼·Ç³£Çå³þµÄ£¬ËùÒԺܶàÅóÓѳÃ×ÅÏÖÔÚµÄÄÚ´æ¼Û¸ñºÜµÍ·×·×À©ÈÝÁËÄڴ棬ϣÍû½è´ËÀ´µÃµ½¸
[ref-ddr-sdram-vhdl.rar] - ±¾³ÌÐòÊÇDDR SDRAM¿ØÖÆÆ÷µÄVHDL³ÌÐò£¬ÓÉALTERA Ìṩ
[SimpleSpi.rar] - master spiµÄÔ´´úÂ루verilog£©£¬°üÀ¨Îĵµ£¬²âÊÔ³ÌÐò
[ATinstruction.rar] - ATÖ¸Áî»ã±à£¬°ïÖúÉè¼ÆÕß¿ìËÙ²éѯATÖ¸Áî¡£
[baseasd.rar] - linux»·¾³ÏµÄGTK±à³Ì,¶Ô³õѧÕߺÜÓаïÖú
[fcout.rar] - ƵÂʼÆÔ´´úÂ룬ÐÔÄܺܺã¬verilogдµÄ£¬¶¥²ãÔÀíͼ£¬µ×²ãÓïÑÔдµÄ£¬Ð§¹ûºÜºÃ£¬¿ª·¢»·¾³Îªquartus
[sdram_control_burst.rar] - ¾«¼òµÄsdram¶Áд¿ØÖÆÆ÷Àý×Ó£¬ÊÊÓÃÓÚÊý¾Ý²É¼¯ÏµÍ³£¬verilog£¬Ö»Ö§³Öburst·½Ê½µÄ¶Áд
[ÎÒµÄSDRAM×ÊÁÏÊÕ²Ø.zip] - RAM£¨Random Access Memory£©Ëæ»ú´æÈ¡´æ´¢Æ÷¶ÔÓÚϵͳÐÔÄܵÄÓ°ÏìÊÇÿ¸öPCÓû§¶¼·Ç³£Çå³þµÄ£¬ËùÒԺܶàÅóÓѳÃ×ÅÏÖÔÚµÄÄÚ´æ¼Û¸ñºÜµÍ·×·×À©ÈÝÁËÄڴ棬ϣÍû½è´ËÀ´µÃµ½¸
[ref-ddr-sdram-vhdl.rar] - ±¾³ÌÐòÊÇDDR SDRAM¿ØÖÆÆ÷µÄVHDL³ÌÐò£¬ÓÉALTERA Ìṩ
[SimpleSpi.rar] - master spiµÄÔ´´úÂ루verilog£©£¬°üÀ¨Îĵµ£¬²âÊÔ³ÌÐò